-
The research on capacitance model of AlGaN/GaN high electron mobility transistor (HEMT) is of great significance in modern communication technology and circuit simulation. At present, many modeling methods of AlGaN/GaN HEMT capacitance models have been proposed. The gate capacitance is composed of intrinsic capacitance and fringe capacitance. However, most researches focus on the intrinsic capacitance but ignore the fringe capacitance, which leads to a large error in the final results. A total gate capacitance model including fringe capacitance needs to be established. In this paper, the conformal mapping method and transition functions are used to establish the inner fringe capacitance model, and the intrinsic capacitance model is derived based on the Ward-Dutton charge distribution principle. The intrinsic capacitance model and the outer fringe capacitance model are combined to obtain the source/drain total gate capacitance model. Based on this model, the relationship between the bias condition and the fringe capacitance is analyzed. We compare the difference between the effects of external bias on gate capacitance with and without the fringe capacitance considered, and the error rate of the gate capacitance in the on state is calculated without considering the fringe capacitance. The results show that the fringe capacitance is mainly affected by the gate bias. When the fringe capacitance is taken into account in the intrinsic capacitance model, the total capacitance model is larger than that without considering the fringe capacitance. For the gate capacitance, if the influence of fringing capacitance is not considered, the gate capacitance error rate of the device in the OFF state can reach 80%; for fringing capacitance, the error rate is over 65% when the device is working in the saturation region. -
Keywords:
- high electron mobility transistor /
- inner fringing capacitance /
- total gate capacitance /
- model
[1] Chow Paul T 2014 Materials Science Forum 778–780 1077
[2] [3] Chowdhury S, Stum Z, Li Z, Ueno K, Chow T P 2014 Materials Science Forum 778–780 971
Google Scholar
[4] Millan J, Godignon P, Perpina X, Perez-Tomas A, Rebollo J 2014 IEEE Trans. Power Electron. 29 2155
Google Scholar
[5] Tolbert L M 2008 Ph. D. Dissertation (Tennessee: Oak Ridge National Laboratory)
[6] Bindra A 2015 IEEE Power Electron. Mag. 2 42
Google Scholar
[7] Jones E A, Fei F W, Costinett D 2016 IEEE J. Emerging Sel. Top. Power Electron. 4 707
Google Scholar
[8] Ward D, Dutton R W 1978 IEEE Trans. Electron Devices 13 703
Google Scholar
[9] Yigletu F M, Khandelwal S, Fjeldly T A, Iniguez B 2013 IEEE Trans. Electron Devices 60 3746
Google Scholar
[10] Li K, Rakheja S 2018 Device Research Conference-Conference Digest Santa Barbara, California, USA, June 24–27, 2018 p1
[11] Jia Y H, Xu Y, Wen Z, Wu Y, Guo Y 2019 IEEE Trans. Electron Devices 66 357
Google Scholar
[12] Bansal A, Paul B C, Roy K 2005 IEEE Trans. Electron Devices 52 256
Google Scholar
[13] Koudymov A, Shur M S, Simin G 2007 IEEE Electron Device Lett. 28 332
Google Scholar
[14] Tirado J M, Sanchez R J L, Izpura J I 2007 IEEE Trans. Electron Devices 54 410
Google Scholar
[15] Simin G, Koudymov A, Tarakji A, Hu X, Yang J, Khan M A, Shur M S, Gaska R 2001 Appl. Phys. Lett. 79 2651
Google Scholar
[16] Cheng X, Li M, Wang Y 2009 IEEE Trans. Electron Devices 56 12
Google Scholar
[17] Yigletu F M, Iniguez B, Khandelwal S, Fjeldly T A 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) Glasgow, UK, September 3–5, 2013 p13879917
[18] Khandelwal S, Yigletu F M, Iniguez B, Fjeldly T A 2013 Solid-state Electron. 82 38
Google Scholar
[19] Swamy N S, Dutta A K 2018 IEEE Trans. Electron Devices 65 936
Google Scholar
[20] 刘乃漳, 张雪冰, 姚若河 2020 69 077302
Google Scholar
Liu N Z, Zhang X B, Yao R H 2020 Acta Phys. Sin. 69 077302
Google Scholar
[21] Jia Y, Xu Y, Kai L, Zhang W, Huang A D, Guo Y X 2018 IEEE Trans. Electron Devices 65 3169
Google Scholar
-
图 1 不同工作状态下AlGaN/GaN HEMT栅极电容的示意图 (a)处于关断状态; (b)处于开启状态
Figure 1. Schematic of AlGaN/GaN HEMT gate capacitances in different states: (a) In the OFF-state; (b) in the ON-state
图 2 靠近漏端处边缘电容示意图
Figure 2. Schematic of fringing capacitances near the drain.
图 3 Cifs/d椭圆电场示意图 (a) Cifd; (b) Cifs
Figure 3. Schematic of Cifs/d elliptical electric field: (a) Cifd; (b) Cofd .
图 4 Cifs/d椭圆电场共焦后存在的误差
Figure 4. Errors after Cifs/d elliptical electric field confocal.
图 5 源端边缘电容(Cifs + Cofs)与Vg的关系图
Figure 5. Relation between source fringing capacitance (Cifs + Cofs) and Vg .
图 6 Cgs总电容与Vg的关系图
Figure 6. Relation between total capacitance of Cgs and Vg .
图 7 漏端边缘电容(Cifd + Cofd)与Vds的关系图
Figure 7. Relation between drain fringing capacitance (Cifd + Cofd) and Vds .
图 8 Cgd总电容与Vds的关系图
Figure 8. Relationship between total capacitance of Cgd and Vds .
表 1 器件模型的参数值
Table 1. Parameter of the device model.
参数 定义 数值 Ls/μm 源端沟道长度 0.15 εx 有效介电常数 7.65ε0 Esat/(V⋅μm–1) 饱和电场 15 Ld/μm 漏端沟道长度 1 Ldep_s/nm 漏断耗尽层长度 12 Ldep_d/nm 漏端沟道长度 22 TAlGaN/nm AlGaN势垒层厚度 22 Te/nm 二维电子气厚度 8 Lg/μm 栅极长度 0.35 ζ 拟合参数 0.4 ζ2 拟合参数 0.3 δ1 拟合参数 –10.35 δ2 拟合参数 13.6 β2 拟合参数 20 
DownLoad: CSV
-
[1] Chow Paul T 2014 Materials Science Forum 778–780 1077
[2] [3] Chowdhury S, Stum Z, Li Z, Ueno K, Chow T P 2014 Materials Science Forum 778–780 971
Google Scholar
[4] Millan J, Godignon P, Perpina X, Perez-Tomas A, Rebollo J 2014 IEEE Trans. Power Electron. 29 2155
Google Scholar
[5] Tolbert L M 2008 Ph. D. Dissertation (Tennessee: Oak Ridge National Laboratory)
[6] Bindra A 2015 IEEE Power Electron. Mag. 2 42
Google Scholar
[7] Jones E A, Fei F W, Costinett D 2016 IEEE J. Emerging Sel. Top. Power Electron. 4 707
Google Scholar
[8] Ward D, Dutton R W 1978 IEEE Trans. Electron Devices 13 703
Google Scholar
[9] Yigletu F M, Khandelwal S, Fjeldly T A, Iniguez B 2013 IEEE Trans. Electron Devices 60 3746
Google Scholar
[10] Li K, Rakheja S 2018 Device Research Conference-Conference Digest Santa Barbara, California, USA, June 24–27, 2018 p1
[11] Jia Y H, Xu Y, Wen Z, Wu Y, Guo Y 2019 IEEE Trans. Electron Devices 66 357
Google Scholar
[12] Bansal A, Paul B C, Roy K 2005 IEEE Trans. Electron Devices 52 256
Google Scholar
[13] Koudymov A, Shur M S, Simin G 2007 IEEE Electron Device Lett. 28 332
Google Scholar
[14] Tirado J M, Sanchez R J L, Izpura J I 2007 IEEE Trans. Electron Devices 54 410
Google Scholar
[15] Simin G, Koudymov A, Tarakji A, Hu X, Yang J, Khan M A, Shur M S, Gaska R 2001 Appl. Phys. Lett. 79 2651
Google Scholar
[16] Cheng X, Li M, Wang Y 2009 IEEE Trans. Electron Devices 56 12
Google Scholar
[17] Yigletu F M, Iniguez B, Khandelwal S, Fjeldly T A 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) Glasgow, UK, September 3–5, 2013 p13879917
[18] Khandelwal S, Yigletu F M, Iniguez B, Fjeldly T A 2013 Solid-state Electron. 82 38
Google Scholar
[19] Swamy N S, Dutta A K 2018 IEEE Trans. Electron Devices 65 936
Google Scholar
[20] 刘乃漳, 张雪冰, 姚若河 2020 69 077302
Google Scholar
Liu N Z, Zhang X B, Yao R H 2020 Acta Phys. Sin. 69 077302
Google Scholar
[21] Jia Y, Xu Y, Kai L, Zhang W, Huang A D, Guo Y X 2018 IEEE Trans. Electron Devices 65 3169
Google Scholar
DownLoad:
Catalog
Metrics
- Abstract views: 6421
- PDF Downloads: 183
- Cited By: 0
