搜索

x

留言板

尊敬的读者、作者、审稿人, 关于本刊的投稿、审稿、编辑和出版的任何问题, 您可以本页添加留言。我们将尽快给您答复。谢谢您的支持!

姓名
邮箱
手机号码
标题
留言内容
验证码

薄膜SOI上SiGe HBT集电结耗尽电荷和电容改进模型

徐小波 张鹤鸣 胡辉勇

引用本文:
Citation:

薄膜SOI上SiGe HBT集电结耗尽电荷和电容改进模型

徐小波, 张鹤鸣, 胡辉勇

Improved base-collector depletion charge and capacitance model for SiGe HBT on thin-film SOI

Xu Xiao-Bo, Zhang He-Ming, Hu Hui-Yong
PDF
导出引用
  • 文章研究了SOI衬底上SiGe npn异质结晶体管集电结耗尽电荷和电容.根据器件实际工作情况,基于课题组前面的工作,对耗尽电荷和电容模型进行扩展和优化.研究结果表明,耗尽电荷模型具有更好的光滑性;耗尽电容模型为纵向耗尽与横向耗尽电容的串联,考虑了不同电流流动面积,与常规器件相比,SOI器件全耗尽工作模式下表现出更小的集电结耗尽电容,因此更大的正向Early电压;在纵向工作模式到横向工作模式转变的电压偏置点,耗尽电荷和电容的变化趋势发生改变.SOI薄膜上纵向SiGe HBT集电结耗尽电荷和电容模型的建立和扩展为毫米波SOI BiCMOS工艺中双极器件核心参数如Early电压、特征频率等的设计提供了有价值的参考.
    The SiGe heterojunction bipolar transistor (HBT) on thin film SOI is successfully integrated with SOI CMOS by folded collector. This paper deals with the collector depletion charge and the capacitance of this structure. An optimized model is presented based on our previous research. The results show that the charge model is smoother, and that the capacitance model with considering different current flow areas, is vertical and horizontal depletion capacitances in series, showing that the depletion capacitance is smaller than that of a bulk HBT. The charge and capacitance vary with the increase of reverse collector-base bias. This collector depletion charge and capacitance model provides valuable reference to the SOI SiGe HBT electrical parameters design and simulation such as Early voltage and transit frequency in the latest 0.13 m SOI BiCMOS technology.
    • 基金项目: 国家部委资助项目(批准号:51308040203, 6139801)、中央高校基本科研业务费(批准号:72105499, 72104089)和陕西省自然科学基础研究计划(批准号:2010JQ8008)资助的课题.
    [1]

    Fleetwood D M, Thome F V, Tsao S S, Dressendorfer P V, Dandini V J, Schwank J R 1988 IEEE Trans. Nucl. Sci. 35 1099

    [2]
    [3]

    Cai J, Ajmera A, Ouyang C, Oldiges P, Steigerwalt M, Stein K, Jenkins K, Shahidi G, Ning T 2002 Symposium on VLSI Technology Digest of Technical Papers Honolulu, HI, United States, June 11-13, p172

    [4]
    [5]

    Ouyang Q C, Cai J, Ning T, Oldiges P, Johnson J B 2002 Proc. IEEE Bipolar/BiCMOS Circuits and Technol. Meeting BCTM Piscataway, NJ, United States Sep. 29-Oct. 1, p28

    [6]

    Cai J, Kumar M, Steigerwalt M, Ho H, Schonenberg K, Stein K, Chen H J, Jenkins K, Ouyang Q C, Oldiges P, Ning T 2003 Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting BCTM Toulouse, France, Sep. 28-30, p215

    [7]
    [8]
    [9]

    Cai J, Ning T H 2004 Proc. 7th International Conference on Solid-State and Integrated Circuits Technology ICSICT Beijing, China, Oct. 18-21, p2102

    [10]

    Avenier G, Chevalier P, Vandelle B, Lenoble D, Saguin F, Fregonese S, Zimmer T, Chantre A 2005 Proc. of ESSDERC 2005: 35th European Solid-State Device Research Conference Grenoble, France, Sep. 12-16, p133

    [11]
    [12]
    [13]

    Bellini M, Cressler J D, Cai J 2007 Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting BCTM Boston, MA, USA, Sep. 30-Oct. 2, p234

    [14]
    [15]

    Avenier G, Diop M, Chevalier P, Troillard G, Loubet N, Bouvier J, Depoyan Linda, Derrier N, Buczko M, Leyris C, Boret S, Montusclat S, Margain A, Pruvost S, Nicolson S T, Yau K H K, Revil N, Gloria D, Dutartre D, Voinigescu S P, Chantre A 2009 IEEE Journal of Solid-State Circuits 44 2312

    [16]

    Avenier G, Fregonese S, Chevalier P, Bustos J, Saguin F, Schwartzmann T, Maneux C, Zimmer T, Chantre A 2008 IEEE Transactions on Electron Devices 55 585

    [17]
    [18]
    [19]

    Xu X B, Zhang H M, Hu H Y, Xu L J, Ma J L 2011 Acta Phys. Sin. 60 078502 (in Chinese)[徐小波、张鹤鸣、胡辉勇、许立军、马建立 2011 60 078502]

    [20]
    [21]

    Xu X B, Zhang H M, Hu H Y, Ma J L, Xu L J 2011 Chin. Phys. B 20 018502

    [22]
    [23]

    Fregonese S, Avenier G, Maneux C, Chantre A 2006 IEEE Transactions on Electron Devices 53 296

  • [1]

    Fleetwood D M, Thome F V, Tsao S S, Dressendorfer P V, Dandini V J, Schwank J R 1988 IEEE Trans. Nucl. Sci. 35 1099

    [2]
    [3]

    Cai J, Ajmera A, Ouyang C, Oldiges P, Steigerwalt M, Stein K, Jenkins K, Shahidi G, Ning T 2002 Symposium on VLSI Technology Digest of Technical Papers Honolulu, HI, United States, June 11-13, p172

    [4]
    [5]

    Ouyang Q C, Cai J, Ning T, Oldiges P, Johnson J B 2002 Proc. IEEE Bipolar/BiCMOS Circuits and Technol. Meeting BCTM Piscataway, NJ, United States Sep. 29-Oct. 1, p28

    [6]

    Cai J, Kumar M, Steigerwalt M, Ho H, Schonenberg K, Stein K, Chen H J, Jenkins K, Ouyang Q C, Oldiges P, Ning T 2003 Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting BCTM Toulouse, France, Sep. 28-30, p215

    [7]
    [8]
    [9]

    Cai J, Ning T H 2004 Proc. 7th International Conference on Solid-State and Integrated Circuits Technology ICSICT Beijing, China, Oct. 18-21, p2102

    [10]

    Avenier G, Chevalier P, Vandelle B, Lenoble D, Saguin F, Fregonese S, Zimmer T, Chantre A 2005 Proc. of ESSDERC 2005: 35th European Solid-State Device Research Conference Grenoble, France, Sep. 12-16, p133

    [11]
    [12]
    [13]

    Bellini M, Cressler J D, Cai J 2007 Proc. IEEE Bipolar/BiCMOS Circuits and Technology Meeting BCTM Boston, MA, USA, Sep. 30-Oct. 2, p234

    [14]
    [15]

    Avenier G, Diop M, Chevalier P, Troillard G, Loubet N, Bouvier J, Depoyan Linda, Derrier N, Buczko M, Leyris C, Boret S, Montusclat S, Margain A, Pruvost S, Nicolson S T, Yau K H K, Revil N, Gloria D, Dutartre D, Voinigescu S P, Chantre A 2009 IEEE Journal of Solid-State Circuits 44 2312

    [16]

    Avenier G, Fregonese S, Chevalier P, Bustos J, Saguin F, Schwartzmann T, Maneux C, Zimmer T, Chantre A 2008 IEEE Transactions on Electron Devices 55 585

    [17]
    [18]
    [19]

    Xu X B, Zhang H M, Hu H Y, Xu L J, Ma J L 2011 Acta Phys. Sin. 60 078502 (in Chinese)[徐小波、张鹤鸣、胡辉勇、许立军、马建立 2011 60 078502]

    [20]
    [21]

    Xu X B, Zhang H M, Hu H Y, Ma J L, Xu L J 2011 Chin. Phys. B 20 018502

    [22]
    [23]

    Fregonese S, Avenier G, Maneux C, Chantre A 2006 IEEE Transactions on Electron Devices 53 296

  • [1] 张晋新, 王信, 郭红霞, 冯娟. 基于三维数值仿真的SiGe HBT总剂量效应关键影响因素机理研究.  , 2021, (): . doi: 10.7498/aps.70.20211795
    [2] 林建潇, 吴九汇, 刘爱群, 陈喆, 雷浩. 光梯度力驱动的纳米硅基光开关.  , 2015, 64(15): 154209. doi: 10.7498/aps.64.154209
    [3] 刘静, 武瑜, 高勇. 沟槽型发射极SiGe异质结双极化晶体管新结构研究.  , 2014, 63(14): 148503. doi: 10.7498/aps.63.148503
    [4] 宋建军, 杨超, 朱贺, 张鹤鸣, 宣荣喜, 胡辉勇, 舒斌. SOI SiGe HBT结构设计及频率特性研究.  , 2014, 63(11): 118501. doi: 10.7498/aps.63.118501
    [5] 王斌, 张鹤鸣, 胡辉勇, 张玉明, 宋建军, 周春宇, 李妤晨. 应变SiGe p 型金属氧化物半导体场效应管栅电容特性研究.  , 2013, 62(12): 127102. doi: 10.7498/aps.62.127102
    [6] 张瑜洁, 张万荣, 金冬月, 陈亮, 付强, 郭振杰, 邢光辉, 路志义. Ge组分分布对基区杂质非均匀分布的SiGe HBT温度特性的影响.  , 2013, 62(3): 034401. doi: 10.7498/aps.62.034401
    [7] 张滨, 杨银堂, 李跃进, 徐小波. SOI SiGe HBT电学性能研究.  , 2012, 61(23): 238502. doi: 10.7498/aps.61.238502
    [8] 秦珊珊, 张鹤鸣, 胡辉勇, 屈江涛, 王冠宇, 肖庆, 舒钰. 应变Si全耗尽SOI MOSFET二维亚阈电流模型.  , 2011, 60(5): 058501. doi: 10.7498/aps.60.058501
    [9] 胡辉勇, 舒钰, 张鹤鸣, 宋建军, 宣荣喜, 秦珊珊, 屈江涛. 含有本征SiGe层的SiGe异质结双极晶体管集电结耗尽层宽度模型.  , 2011, 60(1): 017303. doi: 10.7498/aps.60.017303
    [10] 肖盈, 张万荣, 金冬月, 陈亮, 王任卿, 谢红云. 能带工程对射频功率SiGe异质结双极晶体管热性能的改善.  , 2011, 60(4): 044402. doi: 10.7498/aps.60.044402
    [11] 李蕾蕾, 于宗光, 肖志强, 周昕杰. SOI SONOS EEPROM 总剂量辐照阈值退化机理研究.  , 2011, 60(9): 098502. doi: 10.7498/aps.60.098502
    [12] 徐小波, 张鹤鸣, 胡辉勇, 许立军, 马建立. SOI部分耗尽SiGe HBT集电结空间电荷区模型.  , 2011, 60(7): 078502. doi: 10.7498/aps.60.078502
    [13] 栾苏珍, 刘红侠, 贾仁需, 蔡乃琼. 高k介质异质栅全耗尽SOI MOSFET二维解析模型.  , 2008, 57(6): 3807-3812. doi: 10.7498/aps.57.3807
    [14] 张鹤鸣, 崔晓英, 胡辉勇, 戴显英, 宣荣喜. 应变SiGe SOI量子阱沟道PMOSFET阈值电压模型研究.  , 2007, 56(6): 3504-3508. doi: 10.7498/aps.56.3504
    [15] 舒 斌, 张鹤鸣, 朱国良, 樊 敏, 宣荣喜. 基于智能剥离技术的SOI材料制备.  , 2007, 56(3): 1668-1673. doi: 10.7498/aps.56.1668
    [16] 乔 明, 张 波, 李肇基, 方 健, 周贤达. 背栅效应对SOI横向高压器件击穿特性的影响.  , 2007, 56(7): 3990-3995. doi: 10.7498/aps.56.3990
    [17] 胡辉勇, 张鹤鸣, 吕 懿, 戴显英, 侯 慧, 区健锋, 王 伟, 王喜嫒. SiGe HBT大信号等效电路模型.  , 2006, 55(1): 403-408. doi: 10.7498/aps.55.403
    [18] 郑中山, 刘忠立, 张国强, 李 宁, 范 楷, 张恩霞, 易万兵, 陈 猛, 王 曦. 埋氧层注氮工艺对部分耗尽SOI nMOSFET特性的影响.  , 2005, 54(1): 348-353. doi: 10.7498/aps.54.348
    [19] 舒斌, 戴显英, 张鹤鸣. pn结电容-电压法测量应变SiGe禁带宽度.  , 2004, 53(1): 235-238. doi: 10.7498/aps.53.235
    [20] 吕 懿, 张鹤鸣, 戴显英, 胡辉勇, 舒 斌. SiGe HBT势垒电容模型.  , 2004, 53(9): 3239-3244. doi: 10.7498/aps.53.3239
计量
  • 文章访问数:  8820
  • PDF下载量:  543
  • 被引次数: 0
出版历程
  • 收稿日期:  2010-11-02
  • 修回日期:  2011-03-08
  • 刊出日期:  2011-11-15

/

返回文章
返回
Baidu
map